

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/716,209	11/18/2003	Emmanuil H. Lingunis	H0680	4844
45305 75	590 08/23/2004		EXAMINER	
RENNER, OTTO, BOISSELLE & SKLAR, LLP (AMDS)			SARKAR, ASOK K	
	1621 EUCLID AVE - 19TH FLOOR CLEVELAND, OH 44115-2191		ART UNIT	PAPER NUMBER
Ź			2829	
			DATE MAILED: 08/23/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/716,209	LINGUNIS ET AL.				
Office Action Summary	Examiner	Art Unit				
,	Asok K. Sarkar	2829				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a reply be tin within the statutory minimum of thirty (30) day rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 18 No.	ovember 2003.					
2a) ☐ This action is FINAL . 2b) ☑ This						
3) Since this application is in condition for allowar	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-17 is/are pending in the application.						
4a) Of the above claim(s) 17 is/are withdrawn f	rom consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-16</u> is/are rejected.	6)⊠ Claim(s) <u>1-16</u> is/are rejected.					
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers		•				
9)☐ The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>18 November 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct						
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicati ity documents have been receive ı (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 2/10/04. 	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:					

Application/Control Number: 10/716,209

Art Unit: 2829

DETAILED ACTION

Page 2

Election/Restrictions

1. Restriction to one of the following inventions is required under 35 U.S.C. 121:

Group I. Claims 1 – 16, drawn to method of forming a device, classified in class 438, subclass 157.

Group II. Claim 17, drawn to a device, classified in class 257, subclass 296+.

The inventions are distinct, each from the other because of the following reasons:

- 2. Inventions Group I and Group II are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case, the product as claimed can be made by another and materially different process such by using a photolithographic process without producing a separate masking layer.
- 3. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
- 4. During a telephone conversation with Mark Saralino on August 17, 2004 a provisional election was made with traverse to prosecute the invention of Group I, claims 1 16. Affirmation of this election must be made by applicant in replying to this Office action. Claim 17 was withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Application/Control Number: 10/716,209 Page 3

Art Unit: 2829

5. Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 1 3, 14, 15 and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Boyd, US 6,461,529.

Regarding claims 1, 3 and 16, Boyd teaches a method of forming a semiconductor device, the method comprising the steps of:

- forming a dielectric layer 135 over a substrate 130 (Fig. 5G),
- forming a mask layer 131 + 138 of silicon nitride over the dielectric layer 135
 (Fig. 5G),
- patterning the mask layer (Fig. 5G) to form a mask including a mask line 131
 and space pattern 140, the mask line and space pattern including at least
 one mask space (Fig. 5G), and
- forming a conductive layer 141 in the at least one mask space (Fig. 5I), the
 conductive layer 141 includes a width dimension about equal to the width

dimension of the least one mask space (Fig. 5J) in between column 7, line 23 and column 9, line 42.

Regarding claim 2, Boyd teaches the steps of removing the mask to expose sidewalls of the conductive layer, wherein the sidewalls include relatively smooth surfaces with respect to Fig. 5K in column 9, lines 57 – 61.

Regarding claim 14, Boyd teaches the mask defines a pitch of the mask line and space pattern with reference to Fig. 5G.

Regarding claim 15, Boyd teaches forming a conformal layer of a conductive material 141 over the mask 138 and exposed surface of the dielectric layer 149; and anisotropically etching to remove a portion of the conductive material from horizontal surfaces of the mask with reference to Figs 5I and 5J.

8. Claims 1 - 3, 6, 14 and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Sitaram, US 6,723,657.

Regarding claims 1, 3, 6, 13 and 16, Sitaram teaches a method of forming a semiconductor device, the method comprising the steps of:

- forming a gate dielectric layer 11 of silicon oxide over a substrate 10 (Fig. 2),
- forming a mask layer 13 of silicon nitride over the dielectric layer 11 (Fig. 2),
- patterning the mask layer (Fig. 2) to form a mask including a mask line
 and space pattern, the mask line (the formation of the mask line is inherent in the
 process since the mask pattern is formed over the entire wafer to form multiple
 gates of multiple chips) and space pattern including at least one mask space
 (Fig. 2), and

Page 5

Art Unit: 2829

 forming a conductive layer 16 in the at least one mask space (Fig. 2), the conductive layer 16 includes a width dimension about equal to the width dimension of the least one mask space in column 2, lines 49 – 67.

Regarding claim 2, Sitaram teaches the steps of removing the mask to expose sidewalls of the conductive layer, wherein the sidewalls include relatively smooth surfaces with respect to Fig. 5 in column 3, lines 22 – 27.

Regarding claim 14, Boyd teaches the mask defines a pitch of the mask line and space pattern with reference to Fig. 2.

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 11. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein

were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Page 6

Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd, US 12. 6,461,529.

Boyd teaches that a CMOS device can be formed using standard CMOS technology with source and drain in beteen column 9, line 56 and column 10, line 8 which will inherently have the a gate stack formed on the substrate including an active layer interposed between a source and a drain, the gate stack including: the gate dielectric layer disposed over the substrate, and the conductive layer disposed over the gate dielectric layer.

Claims 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over 13. Boyd, US 6,461,529 or Sitaram, US 6,723,657 in view of "Shipley Announces New Dual Purpose Spin – On Anti-Reflection Coating for Device Fabrication." New Release from www.rohmhass.com, May 2002.

Boyd or Sitaram fails to teach forming and patterning an ARC layer over the mask layer.

Shiply's news release teaches the benefit of using ARC coating during trench etching (see paragraph 3 of the news release) by eliminating the formation of fences. Art Unit: 2829

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Boyd or Sitaram and form an ARC layer on the mask layer for the benefit of eliminating the formation of fences during trench (mask space) formation as taught by Shiply in paragraph 3 of the news release.

14. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd, US 6,461,529 as applied to claim 7 above, and further in view of Clevenger, US 6,563,160.

Boyd fails to teach a gate dielectric having permittivity greater than silicon dioxide.

Clevenger teaches that devices with high – k dielectric are beneficial for reducing equivalent gate oxide thickness therefore improving reliability in column 1, lines 61 - 67.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Boyd and replace the gate oxide with gate dielectric having permittivity greater than silicon dioxide for the benefit of reducing equivalent gate oxide thickness therefore improving reliability as taught by Clevenger in column 1, lines 61 - 67.

15. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd, US 6,461,529 as applied to claim 1 above, and further in view of Cheng, US 6,737,670.

Boyd fails to teach a substrate consisting of GOI comprising crystalline Ge

Cheng teaches the benefit of GOI substrate having lattice matched SiGe

crystalline layers that has the benefit of conventional SOI technology and the disruptive

SiGe technology in column 1, lines 17 – 25.

Therefore, it would have been obvious to one with ordinary skill in the art at the time of the invention to modify Boyd and replace the substrate with a GOI substrate for providing the benefit of both conventional SOI technology and the disruptive SiGe technology as taught by Cheng in column 1, lines 17 – 25.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boyd, US 6,461,529 as applied to claim 1 above, and further in view of Hsieh, US 2003/0109111.

Boyd teaches a method for forming the conductive layer of a gate by etching a mask layer over a dielectric using a damascene etch scheme for the benefit of etching high aspect ratio while retaining high selectivity in column 2, lines 35 – 42, but fails to teach the dielectric layer comprises a charge-trapping dielectric layer, wherein the charge-trapping dielectric layer includes a tunneling layer; a charge-trapping layer, and an insulating layer, wherein the tunneling layer is disposed over the substrate, the charge-trapping layer is disposed over the tunneling layer and the insulating layer is disposed over the charge-trapping layer.

Hsieh teaches a flash memory structure with reference to Fig. 4 where conductive layer 108 id formed over dielectric layer comprising a charge-trapping dielectric layer, wherein the charge-trapping dielectric layer includes a tunneling layer; a charge-trapping layer, and an insulating layer, wherein the tunneling layer is disposed over the substrate, the charge-trapping layer is disposed over the tunneling layer and the insulating layer is disposed over the charge-trapping layer.

Therefore, it would have been obvious to one with ordinary skill in the art at the

Application/Control Number: 10/716,209 Page 9

Art Unit: 2829

time of the invention to modify Boyd and form the gate conductive layers of Hsieh's device by forming the conductive layer of a gate by etching a mask layer over a dielectric using a damascene etch scheme for the benefit of etching high aspect ratio while retaining high selectivity as taught by Boyd in column 2, lines 35 – 42.

Conclusion

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Asok K. Sarkar whose telephone number is 571 272 1970. The examiner can normally be reached on Monday - Friday (8 AM- 5 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571 272 1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

17. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Asok K. Sarkar August 19, 2004

Patent Examiner